

## Boot Time Configuration

Name	Chip	Pin	Signal	Pol	Enable	Disable	Description
Serial Enable	U19	AA04	VGPIO1	L	JP1	<b>R58</b>	OFW disables camera port and enables the main processor serial port when enabled at boot time.
Memory ID	U19	AL10	GPIO9	H	R89	<b>R90</b>	When enabled (H), select a CL value of 4 (800MHz DDR2 memory chip). When disabled (L), use a CL value of 3 (600 MHz DDR2 memory chip).
Mem Bus Width (MEM ID 1)	U19	AF10	GPIO14	H	R94	<b>R95</b>	When enabled (H), selects a 32b memory bus (four DRAM chips). When disabled (L), selects a 64b memory bus (eight DRAM chips).
DCON on CRT I2C	U17	126 128	DCONSDATA DCONSCLK		<b>R273</b> <b>R272</b>	R228 R232	When enabled, the DCON control bus is driven by the VX855 CRT I2C. When disabled, it is driven by the VX855 GPIO0/1.
DCON Display Control	PR114 PU11 PU9 PQ19	1 4 4 2	DBC BACKLIGHT VDDEN VGH_EN		<b>R221</b> <b>R219</b> <b>R223</b> <b>R222</b>	R42 R37 R47 R50	When enabled, the DCON controls these signals. When disabled, they are controlled by the VX855.
CPU Frequency	U22	1 6 12	FSLA FSLB FSLC	H H H	<b>R302</b> R317 <b>R333</b>	R304 <b>R316</b> R329	Using [ FSLA, FSLB, FSLC ], the values are 000 => 266 MHz, 001 => 333 MHz, 010 => 200 MHz, 011 => 400 MHz, 100 => 133 MHz, <b>101 =&gt; 100 MHz</b> , 110 => 166 MHz, 111 => 200 MHz. Only allowed values on CL1B are 101 (100 MHz) and 111 (200 MHz).
FSB Frequency	U19	AM11 AL11 AJ09	GPIO10 GPIO11 GPIO12	H H H	<b>R361</b> <b>R358</b> <b>R263</b>	R363 R355 R264	Using GPIO[ 12, 11, 10 ], acceptable values are: 000 => 100 MHz, 001 => 133 MHz, 010 => 200 MHz, 011 => 266 MHz, <b>111 =&gt; Auto mode</b> . Other values are reserved.
VX855 Debug Mode	U19	J19	TP2	H	R25	<b>R27</b>	Enables VX855 Debug mode
GTL Pull up	U19	AK10	GPIO13	L	<b>R267</b>	R266	GTL pullups enabled when low
IOQ Depth	U19	AH03	PDA0	L	<b>R46</b>	R35	Enables an IOQ depth of 12 when low
PLL OK Source	U19	AH04	PDA1	H	<b>R45</b>		Enable OK from logic ctr. Always enabled
Debug Mode	U19	AJ10	SPKR/GPO0	H	R86	<b>R87</b>	Enables VX855 debug mode on reset
SPI/LPC ROM	U19	AG10	AZBITCLK	H		<b>R82</b>	Disable (L) selects LPC boot ROM. Enable (H) selects SPI Boot ROM.
System Auto Reboot	U19	AF09	AZSDOUT	L	R73	<b>R72</b>	Enable VX855 watchdog reset when pulled low
LPC FWH Command	U19	AJ07	AZSYNC	L	<b>R78</b>	R77	Enable use of FWH commands when pulled low
IDE Controller	U19	AM06 AK06	MSPISS1 MSPISS0	H H		<b>R270</b> <b>R54</b>	Using [ MSPISS1, MSPISS0 ], <b>00 =&gt; IDE</b> , 01 => NFC ROM, 10 => CE ATA. Other values reserved
Boot ROM I/F	U19	AJ08	MSPISS2	H		<b>R83</b>	Always low for SPI/LPC ROM
Debug Link	U19	AK08	TDO	H		<b>R269</b>	Pull low to disable Debug, enable SDIO2
PCI Master Mode	U19	AJ03	PDA2	H		<b>R34</b>	
DVP1TVCLKR	U19	Y1	GFRDATA4	L	R67		Via request
Required	U19	AD06	PIXDATA7	L	<b>R69</b>		VX855 datasheet requires this
	U19	AC05	-	L	<b>R75</b>		
	U19	AD03	-	L	<b>R84</b>		
	U19	M28	CKEA0	L	<b>R152</b>		VX855 errata requires this

These are boot options specified by the chip manufacturers. Additional boot options specified by software are specified in the GPIO mapping.

"Pol" indicates the polarity of the boot option. If H, the option is enable when pulled to a high voltage. If L, the option is enabled by pulling to a low voltage. If blank, the option switches between two signal sources.

**Enable or Disable resistors indicated in bold are those which are currently populated.**