#4219 NORM Never A: SPI flash should allow >64MHz clock

[Zarro Boogs per Child]

#4219: SPI flash should allow >64MHz clock
-------------------------------------------------+--------------------------
 Reporter:  frief                                |       Owner:  mlj           
     Type:  enhancement                          |      Status:  new           
 Priority:  normal                               |   Milestone:  Never Assigned
Component:  hardware                             |     Version:                
 Keywords:  Embedded Controller, EC, SPI, Flash  |    Verified:  0             
-------------------------------------------------+--------------------------
 the SPI flash currently is only fit for a 50 MHz SPI clock.
 (Spansion S25FL008A on a B1)

 This limits the useable SPI memory bandwidth to about 4 MByte
 per second.
 If a flash which allows for a >=64MHz clock (+tolerance)
 would be used the bandwidth could double to about 8 MByte
 per second. (>=75MHz SPI flash should be readily available)

 The doubled bandwidth translates into a speed increase of
 about 46% of the embedded controller
 ( http://lists.laptop.org/pipermail/openec/2007-September/000084.html ).

 Sorry if this request is a duplicate (I requested on IRC about
 a month ago) or outdated (the wiki only lists data sheets
 for a small fraction of the parts used on the XO)

-- 
Ticket URL: <https://dev.laptop.org/ticket/4219>
One Laptop Per Child <https://dev.laptop.org>
OLPC bug tracking system